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ABSTRACT
A dataflow actor network is a method of representing a design, showing
clearly how data moves from one actor to another in graph form, suitable to represent
designs such as a video streaming application. The design representation is written
in the CAL Actor Language and the intent is to eventually implement the design
in hardware, more specifically, Field Programmable Gate Arrays (FPGA). Instead
of using a large FPGA to fit the entire design, the design is seperated into smaller
blocks to be implemented in multiple smaller FPGAs. This has multiple advantages
such as savings in cost and time as well as allowing more flexibility according to
the design need and available resources. The caveat of this design approach is that
the connections between FPGAs would incur some latency and noise. As such, the
actors in the design need to be partitioned accordingly to minimize these inter-FPGA
connections. This project will be investigating two partitioning algorithms, namely the
Particle Swarm Optimization (PSO) and Ant Colony Optimization (ACO) algorithms,
to see which of these stochastic algorithms is better at partitioning the target design.
Traditionally, partitioning is done using the cut cost as the optimized metric. While
this would lead to less physical wires going across FPGAs, this could result in critical
connections being compromised as it needs to traverse FPGAs. As such, this project
will also investigate the feasibility of using communication rate as the partitioning
criterion to better ensure that the connections between FPGAs are not critical such
that the penalty can be tolerated. This project will use the profiles of a basic FIR
Digital Filter as well as larger HEVC Decoder and MPEG-4 AVC Decoder test cases.
The partitioning algorithms will be written in Java, using information regarding the
actors and connections that are in the profile of each design. The results are analyzed
to determine which algorithm is more suited to separate the design into balanced
partitions as well as whether communication rate is a better partitioning criterion than
cut cost for certain applications. The results obtained will also be compared with
results obtained using the deteministic Fiduccia-Mattheyses (FM) algorithm.
vABSTRAK
Rangkaian pelakon aliran data adalah kaedah mewakili reka bentuk,
menunjukkan dengan jelas bagaimana data bergerak dari satu pelakon ke yang lain
dalam bentuk grafik, sesuai untuk mewakili reka bentuk seperti aplikasi streaming
video. Reka bentuk ditulis dalam CAL dan tujuannya adalah untuk melaksanakan
reka bentuk dalam perkakasan, lebih khusus, FPGA. Selain menggunakan FPGA
yang besar untuk keseluruhan reka bentuk, reka bentuk dibahagikan kepada blok
yang akan dilaksanakan dalam beberapa FPGA yang lebih kecil. Ini mempunyai
banyak kelebihan seperti penjimatan kos dan masa serta memberikan fleksibiliti
mengikut keperluan dan sumber yang ada. Kaveat pendekatan ini adalah bahawa
sambungan antara FPGA akan menimbulkan latensi dan bunyi gangguan. Oleh
itu, pelakon dalam reka bentuk perlu dibahagikan sewajarnya untuk mengurangkan
sambungan antara FPGA. Projek ini akan menyiasat dua algoritma pembahagian,
iaitu PSO dan ACO, untuk melihat algoritma stokastik mana yang lebih sesuai
untuk membahagikan reka bentuk. Secara tradisional, pembahagian dilakukan
dengan menggunakan kos potong sebagai metrik yang dioptimumkan. Walaupun ini
akan mengurangkan wayar fizikal yang merentasi FPGA, ini boleh mengakibatkan
sambungan kritikal dikompromi kerana ia perlu melintasi FPGA. Oleh itu, projek ini
juga akan mengkaji penggunaan kadar komunikasi sebagai kriteria pembahagian untuk
memastikan bahawa sambungan antara FPGA adalah tidak kritikal supaya penalti
boleh diterima. Projek ini menggunakan profil penapis Digital FIR serta penyahkod
HEVC dan penyahkod MPEG-4 AVC. Algoritma ditulis dalam Java, menggunakan
maklumat pelakon dan sambungan yang ada dalam profil setiap reka bentuk. Datanya
dianalisis untuk menentukan algoritma mana yang lebih sesuai untuk membahagikan
reka bentuk ke dalam partition yang seimbang serta sama ada kadar komunikasi adalah
kriteria pembahagian yang lebih baik untuk aplikasi tertentu. Data yang diperoleh juga
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Semiconductors have been shaping the modern world with its wide usage
throughout multiple industries with its influence growing each day. Its use in
electronics means that it is able to be used in virtually any field in the current Internet
of Things. Complying with Moore’s Law, semiconductors allow the miniturization of
electronic devices making electronic devices more powerful as well as more affordable
for consumers. Since the first integrated circuit (IC) was invented, technology has not
looked back since and we now have very large scale integration (VLSI) circuits built
such as the central processing unit (CPU) being used in just the palms of our hands
within smartphones.
Starting from simple building blocks, designs have been getting increasingly
more complex to satisfy the demands of consumers. As such, proper methods of
representing the designs have also become increasingly important. High levels of
abstraction are needed to just see the big picture but still being able to look in deatil
into the individual building blocks of a design. This gives rise to dataflow actor
networks and all its accompanying languages. The added benefit of this representaion
is the aspect of parallelism available, exactly as it appears in hardware, making this
representation highly suitable for use when designing for hardware.
With competition at an all-time high, companies are looking for ways to
produce application specific integrated circuits (ASIC) designs quickly to beat out
other competitors, leading to the rapid advancement of use of FPGAs. These devices
2are, as its name implies, programmable, meaning that the function that is implemented
on them can be changed on a whim by the users. This is done by simply altering the
Register-Transfer Level (RTL) code to be downloaded onto the FPGA. This versatile
technology has become very prominent in the industry for prototyping designs in order
to achieve the quickest possible time-to-market.
Currently, designs are still becoming larger and more complex, such that a
single FPGA is unable to sustain the whole design anymore, compromising the ability
to prototype. The solution? Use multiple FPGAs for the same design, increasing the
number of available resources and allowing flexibility. This then becomes a question
of how the design is to be divided in order to be implemented in FPGAs separately.
This is where partitioning plays a huge role, breaking down designs in the right way,
ensuring that the design itself is not compromised by the connections that need to
traverse multiple FPGAs. A good partitioning algorithm will reduce the need for these
connections, allowing a smooth implementation in hardware.
1.2 Problem Statement
Partitioning is getting more and more important with the increase in size of
designs. In this project, the aim is to partition designs to be implemented in multiple
FPGAs. As such the inter-FPGA connections will be penalized with extra latency and
external noise. Therefore, it is imperative that the designs are partitioned correctly,
so that the latency and noise can be tolerated. Low quality partitions could lead to
the design not working as intended, which illustrates the importance of using a good
partitioning algorithm to separate the designs.
Reducing cut size is the usual obective of partitioning. However, since this
approach does not understand the concept of critical paths, it could lead to undesirable
results in some designs. For instance, in data driven designs, doing this could lead
to critical paths with high communications rates as one of the paths that needs to
traverse FPGAs. The latency and noise incurred on the critical path could render the
entire design to be compromised and non-functioning. In order to ensure that this is
3less likely to happen, the connections are weighted by its communication rate when
partitioning is conducted to optimize this metric between FPGAs.
Partitioning, as with most optimization problems, can be solved or
approximated with deterministic or stochastic algorithms. Deterministic algorithms
are those that are determined by the parameters set and the initial conditions
whereas stochastic algorithms have an inherent randomness. Deterministic partitioning
algorithms include the FM algorithm as well as the Kernighan-Lin (KL) algorithm
which take an initial state of partitions and perturbs it by swapping if it results in
a better partitioning solution. The drawback of this approach is that, due to the
greediness of the algorithms and the heavy reliance on initial conditions, it could
lead to deterministic algorithms getting locked onto local optimums and this becomes
more and more apparent in large test cases due to partitioning being a nondeterministic
polynomial time (NP) complete problem.
1.3 Project Objective
The objectives that this project aims to meet are as follows:-
1. To develop, implement and analyse the performance of stochastic
partitioning algorithms, Particle Swarm Optimization (PSO) and Ant Colony
Optimization (ACO).
2. To investigate the use of communication rate as the optimized metric as
opposed to the traditional cut size when performing partitioning.
3. To analyse the improvement of using stochastic partitioning algorithms over
deterministic algorithms.
41.4 Project Scope
Partitioning is a very large area of study and as such, this project will need its
limits clearly defined. First, is that this project is limited to test cases which are part
of a video processing design that are written in the CAL Actor Language (CAL). The
test cases are an FIR Digital Filter, which is small testcase used more as a proof of
concept to test the partitioning algorithms before moving to larger HEVC Decoder and
the MPEG-4 AVC Decoder test cases.
The partitioning algorithms used in this project are meant to be stochastic in
nature. Therefore, the algorithms that are chosen are the PSO and ACO algorithms.
These algorithms were made to be used for different kinds of optimization problems
and are not inherently used as partitioning algorithms. As such, these algorithms will
need to be adapted to fit the problem at hand. The algorithms are written in the Java
programming language.
The partitioning in this project will only be separating the designs into two
partitions (bipartitioning). The algorithms will need to include a mechanism in order
to balance the size of the partitions produced. In terms of partitioning criteria, this
project will only optimize either the traditional cut size or the communication rate
to see if data driven designs like the given test case will benefit from this different
approach.
1.5 Thesis Organization
This thesis is organized as follows. In chapter one, the project is defined by
establishing the problems to be solved as well as exploring the background of these
problems. For each problem stated, the project objectives are defined. The scope
is given to limit the project within well defined bounds. In chapter two, literature
related to the problem are reviewed which include methods and algorithms used for
partitioning designs as well as those giving further insight on usage of FPGAs and
CAL that the design is written in. The following chapter then illustrates the flow
5that this project will undergo to achieve its objective along with the approaches taken
throughout the different parts of the project. Chapter four will then go into results
obtained from each testcase after first presenting each test case in a more quantitative
manner. The results are tabulated and analysed while conclusions are drawn. In
the final chapter, the conclusions drawn are consolidated and the contributions of the
project are documented. Before the end of the thesis, possible future works that could
be done based on or extending this project are given.
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